7/25/2019 Presentacin ADC Pipe Line de 1.5 bits

1/36

DISEOFSICO DE

CIRCUITOS

INTEGRADOS

ETAPA DE 1.5 BITS DE UNCONVERTIDOR ANALGICO A

DIGITAL TIPO PIPELINE

FERNANDO SANCHEZ HERNANDEZJULIO GONZLEZ ARENAS

7/25/2019 Presentacin ADC Pipe Line de 1.5 bits

2/36

CONCEPTO

ESPECIFICACIONES

DISEO JERRQUICO BLOQUES FUNCIONALES

LAYOUT TCNICAS UTILIZADAS

RESULTADOS PRE Y POST LAYOUT

AGENDA

7/25/2019 Presentacin ADC Pipe Line de 1.5 bits

3/36

C!"#$%&'! A!()'*&+ ( D&*&,()

CONCEPTO GENERAL

I!,#$-(+# #!,$# #) /!0 $#() )% %&%,#(% #)#+,$'!&+% 0#2$+#%(!, 0&*&,().

A03/&%&+&'! 0# 0(,%.

P$+#%(!, 0&*&,() 4(/0& "&0#6

C/!&+(+&!#%

E%,$/+,/$( 0#) ADC 2&2#)&!#

7/25/2019 Presentacin ADC Pipe Line de 1.5 bits

4/36

E%2#+&-&+(+&!#% 0# 0&%#78E%2#+&-&+(+&!#% 0# 0&%#78E%2#+&-&+(+&!#% 0# 0&%#78E%2#+&-&+(+&!#% 0# 0&%#78

T#+!)*9( C:OS A:I; ?&,% 0# %() &0( :SB Y LSB @ > %#7()#% (!()'*&+(% $#0/!0(!+&(.

O2#$(+&'! +! -( %#% 0# $#) ( 5 :H.

S#7() 0# #!,$(0( 0# (2)&,/0 1V22 0# 1

7/25/2019 Presentacin ADC Pipe Line de 1.5 bits

5/36

DISEO JERRQUICO

7/25/2019 Presentacin ADC Pipe Line de 1.5 bits

6/36

BLOQUES FUNCIONALES ETAPA 1.5 BITS

7/25/2019 Presentacin ADC Pipe Line de 1.5 bits

7/36

ESQUE:ATICO :ODULO S/?;ADC

7/25/2019 Presentacin ADC Pipe Line de 1.5 bits

8/36

ESQUE:ATICO C:P;>

7/25/2019 Presentacin ADC Pipe Line de 1.5 bits

9/36

ESQUE:ATICO C:P;1

7/25/2019 Presentacin ADC Pipe Line de 1.5 bits

10/36

ESQUE:ATICO :DULO SH;1

7/25/2019 Presentacin ADC Pipe Line de 1.5 bits

11/36

ESQUE:ATICO :ODULO S/?DAC

7/25/2019 Presentacin ADC Pipe Line de 1.5 bits

12/36

ESQUE:TICOS :ODULO >GAIN

7/25/2019 Presentacin ADC Pipe Line de 1.5 bits

13/36

ESQUE:ATICO OTA

7/25/2019 Presentacin ADC Pipe Line de 1.5 bits

14/36

ESQUE:ATICO C:FB

7/25/2019 Presentacin ADC Pipe Line de 1.5 bits

15/36

ESQUE:ATICO OTA;BIAS

7/25/2019 Presentacin ADC Pipe Line de 1.5 bits

16/36

ESQUE:ATICO OTA;BLOC

7/25/2019 Presentacin ADC Pipe Line de 1.5 bits

17/36

LAYOUT SUB :ODULO ADC

D&%#7 J#$$3/&+

I!,#$0&*&,(+&'!

C#!,$&0# +K!

D&(*$(( 0# P()&,%

7/25/2019 Presentacin ADC Pipe Line de 1.5 bits

18/36

LAYOUT SUB :ODULO DAC

D&%#7 J#$($3/&+

D&(*$(( 0# P()&,%

R/,( 0# E/)#$

7/25/2019 Presentacin ADC Pipe Line de 1.5 bits

19/36

LAYOUT SUB :ODULO >;GAIN

D&%#7 J#$($3/&+

I!,#$0&*&,(0

C#!,$&0# CK!

7/25/2019 Presentacin ADC Pipe Line de 1.5 bits

20/36

FLOORPLAN DE LA ETAPA DE 1.5BITS

DEL ADC PIPE LINEE) C&$+/&, F&!() -/# "#$&-&+(0 +! )(%#$$(!,(% /,&)&(0(% #! +)(%# + DIVA

)(% +/()#% $#()& )(% %&*/!,#% P$/#?(%8

DRC 4D#%&!* R/)#% C#+6 ETRACT LVS 4L(/, "% S+#(,&+6

L( -/!+&!()&0(0 0#) +&$+/&, -/# "#$&-&+(0( +!)(% #$$(!,(% "&%,(% #! +)(%# +VIRTUOSO )(% +/()#% $#()&(?( )(% %&*/!,#%P$/#?(%8

ADE 4A!()* D#%&*! E!"&$#!6 VM S+#(,&+ 4P$# L(/,6 VM ETRACTED 4P%, L(/,6

ACA 4A!()* C$!#$% A!()%&%6 VM ETRACTED 4P%, L(/,6

7/25/2019 Presentacin ADC Pipe Line de 1.5 bits

21/36

RESULTADOS DE SI:ULACIN PRELAYOUT

7/25/2019 Presentacin ADC Pipe Line de 1.5 bits

22/36

RESULTADOS DE SI:ULACIN POSTLAYOUT

7/25/2019 Presentacin ADC Pipe Line de 1.5 bits

23/36

RESULTADO DE SI:ULACIN CORNERS A >C

7/25/2019 Presentacin ADC Pipe Line de 1.5 bits

24/36

RESULTADOS DE SI:ULACIN CORNERS A 1>

7/25/2019 Presentacin ADC Pipe Line de 1.5 bits

25/36

RESULTADO DE SI:ULACIN CORNERS A

7/25/2019 Presentacin ADC Pipe Line de 1.5 bits

26/36

RESPUESTA DE LSB A >C

7/25/2019 Presentacin ADC Pipe Line de 1.5 bits

27/36

RESPUESTA DE LSB A 1>C

7/25/2019 Presentacin ADC Pipe Line de 1.5 bits

28/36

RESPUESTA DE LSB

7/25/2019 Presentacin ADC Pipe Line de 1.5 bits

29/36

RESPUESTA DE LSB

>C 1>C

7/25/2019 Presentacin ADC Pipe Line de 1.5 bits

30/36

S# 0&%#7' #) )(/, 0# /!( +#)0( 0# %#7() &,( / !( #,(2( 0# 1.5?&,% 0#/! ADC 2&2#) &!# #! ,#+!)*9( A:I;C5N /%(!0 #$$(!,(% C(0#!+#

DFII "5.1.1 D NCSU.

S# +)+($! ,$(!%&%,$#% D/% 2($( &!&&($ 0&%2($&0(0#% #)+,$&+(% 2$,#*#$ )% 0&%2%&, &"%.

S# #2)#($! ,+!&+(% 0# $/,# 2( $( &!&&($ )% -#!'#!% 0# $/&0(!,#!( )(,+/2 #)#+,$&*$(+&'!.

P($( )( &!,#*$(+&'! 0# S/? '0/)% %# #2)# )( ,+!&+( 0# 0&%#7#$$3/&+.

S# #2)#($! ,+!&+(% 0# 0&%#7 0# +#)0(% (!()'*&+(% 4 &!,#$0&*&,(+&'! +#!,$&0# +K!6 0# +#)0(% 0&*&,()#% 4$/,( E/)#$ S,&+D&(*$(6 2($(+!%#*/&$ /! #$ (2($#( !, 0# ,$(!%&%,$#% /! )(/, +2(+,.

S# $#() &' )( "#$&- &+(+&'! 0# )(/, /%(!0 DIVA8DRC LVS ETRACT )%+/()#% ($$($! $#%/),(0% 2%&, &"%

CONCLUSIONES

7/25/2019 Presentacin ADC Pipe Line de 1.5 bits

31/36

ESPECIALIDAD EN DISEO DE CIRCUITOS

INTEGRADOS

G$(+&(% 2$ %/ (,#!+&'!

7/25/2019 Presentacin ADC Pipe Line de 1.5 bits

32/36

TCNICAS UTILIZADAS

INTERDIGITADO

CENTROIDE CO:UN

7/25/2019 Presentacin ADC Pipe Line de 1.5 bits

33/36

INTERDIGITADO

7/25/2019 Presentacin ADC Pipe Line de 1.5 bits

34/36

CENTROIDE CO:UN

7/25/2019 Presentacin ADC Pipe Line de 1.5 bits

35/36

INTERDIGITADO Y CENTROIDE CO:UN DE

CO:PONENTES PASIVOS

7/25/2019 Presentacin ADC Pipe Line de 1.5 bits

36/36

RUTA DE EULER